CMOS Pixel Sensors (CPS) are foreseen to equip vertex detectors where priority is given to granularity, material budget and power consumption, potentially at the expense of read-out speed and radiation tolerance. Being initially developed for an experiment at the ILC, the sensors came out to be well suited to Heavy Ion Collision experiments (STAR at RHIC, CBM at FAIR, ...), and their intrinsic potential offers attractive perspectives for the vertex detector to be operated at the SuperB factory. Another trend motivating their continuous development concerns trackers, where granularity is less an issue but material budget, power consumption and fabrication costs may be significantly reduced when using CMOS pixel sensors instead of usual semi-conducting devices. For many years, CPS were manufactured with commercial wafers featuring exclusively low resistivity (i.e. typically 10 Ω · cm) epitaxial layers. The interest of industry for high resistivity epitaxial layers is a rather recent event, with a considerable impact on the potential of the CPS (e.g. a typical signal-to-noise ratio of about 35-40). Several sensors were fabricated since early 2010 with a > 400 Ω · cm resistivity epitaxial layer, available in a 0.35 µm process, and tested on particle beams. This article illustrates the maturity and the potential of the technology, first by presenting the first vertex detector equipped with CPS (STAR-HFT upgrade), then by providing insight of the next steps of the R&D, which are based on an emerging CMOS technology using a 0.18 µm feature size, and aim at a large area beam telescope for the EU-FP7 project AIDA. Moreover, the development of a very light ladder, equipped on both faces with 50 µm thin sensors, will be overviewed.
CMOS Pixel Sensors (CPS) are foreseen to equip vertex detectors where priority is given to granularity, material budget and power consumption, potentially at the expense of read-out speed and radiation tolerance. Being initially developed for an experiment at the ILC, the sensors came out to be well suited to Heavy Ion Collision experiments (STAR at RHIC, CBM at FAIR, ...), and their intrinsic potential offers attractive perspectives for the vertex detector to be operated at the SuperB factory. Another trend motivating their continuous development concerns trackers, where granularity is less an issue but material budget, power consumption and fabrication costs may be significantly reduced when using CMOS pixel sensors instead of usual semi-conducting devices. For many years, CPS were manufactured with commercial wafers featuring exclusively low resistivity (i.e. typically 10 Ω · cm) epitaxial layers. The interest of industry for high resistivity epitaxial layers is a rather recent event, with a considerable impact on the potential of the CPS (e.g. a typical signal-to-noise ratio of about 35-40). Several sensors were fabricated since early 2010 with a > 400 Ω · cm resistivity epitaxial layer, available in a 0.35 µm process, and tested on particle beams. This article illustrates the maturity and the potential of the technology, first by presenting the first vertex detector equipped with CPS (STAR-HFT upgrade), then by providing insight of the next steps of the R&D, which are based on an emerging CMOS technology using a 0.18 µm feature size, and aim at a large area beam telescope for the EU-FP7 project AIDA. Moreover, the development of a very light ladder, equipped on both faces with 50 µm thin sensors, will be overviewed.
XXIst International Europhysics Conference on High Energy Physics 21-27 July 2011
Grenoble, Rhône-Alpes France
Introduction
CMOS Pixel Sensors (CPS) [1] , have been developed during the last twelve years for the advent of a new generation of vertex detectors, where priority is given to granularity, material budget and power consumption. A particularly attractive aspect of CPS is their thin sensitive volume (typically 10-20 µm). This feature, combined with the possibility to operate the sensors at room temperature with moderate cooling, allows for very low material budget devices. Moreover, their high granularity resulting into excellent, micron level, spatial resolution, the devices provide very accurate tracking performances.
Analog processing of the signal (preamplification, pedestal subtraction) takes place in the pixel itself. For the sake of granularity and power consumption, the mixed and digital signal processing micro-circuits complementing the signal processing (charge encoding, sparsification, etc.) are integrated on the sensor substrate at the chip periphery. The chip read-out is then based on a rolling shutter architecture where the pixels are organised in columns read out in parallel. This share of functionnalities is a basic feature of the MIMOSA sensors developed by the IPHC-IRFU collaboration [2] .
Despite the sequential, row by row, read-out of the rolling shutter approach, the 200 ns row read-out time allows for full scale sensor read-out times in a regime (in the ordre of 10-100µs) suited to a wide range of applications where the low power consumption ( 1 µW/pixel) is a major issue.
This article starts by exposing the production of the CPS, called ULTIMATE, for the STAR-HFT at RHIC [3] , which will be the first vertex detector equipped with this type of sensors. It next summarises the test results of the ULTIMATE sensor prototype. The second part of the paper provides an insight of the next steps of the R&D, which are based on an emerging CMOS technology using a 0.18 µm feature size, and should allow realising a large area beam telescope for the EU-FP7 project AIDA [4] using stitching. The last part presents the state-of-the-art of CPS based pixellated systems, developed within the PLUME project [5] , where a very light ladder is being worked out, equipped on both faces with 50 µm thin sensors.
STAR-HFT Vertex Detector Upgrade
The first vertex detector equipped with CPS is currently being built for the STAR experiment at RHIC. Named STAR-PXL, it is composed of two cylindrical layers, with radii of 2.5 and 8 cm (see figure 1) . It is built from 40 ladders, each made of 10 sensors and featuring a total material budget of 0.37% X 0 per layer. The 400 sensors equipping the detector correspond to ≃ 370 Mpixels.
The ULTIMATE sensor, designed in the AMS-0.35 µm-OPTO technology, comprises 928 × 960 pixels with 20.7 µm pitch and a 15 µm thick, high resistivity (> 400 Ω · cm) epitaxial layer, and includes radiation tolerant structures. Its power consumption amounts to 135 mW /cm 2 , corresponding to ∼ 0.8 µW per pixel. The read-out time following from the rolling shutter architecture is < 200 µs. The sensor delivers a binary signal based on discriminators ending each of the 928 columns followed by a zero suppression micro-circuitry. It is suited to a flux of 10 6 particles/cm 2 /s.
The sensor has been tested with a 120 GeV /c pion beam at the CERN-SPS in July 2011, in running conditions approaching those of the STAR-PXL (e.g. T= 30 o C, 150 kRad ionising dose).
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CMOS with high resistivity A. Besson is below 10 −6 . Providing moreover a spatial resolution of ≃ 3.7 µm, the sensor is proven to meet the most important STAR-PXL requirements.
Several extensions of ULTIMATE for other experiments are planned. Their requirements are however difficult to satisfy with the CMOS 0.35 µm process because of its intrinsic limitations. The modest number of metallisation layers and the feature size itself, which constrains the microcircuits density and is suspected to weaken the ionising radiation tolerance, are among the most limiting factors, and do not allow to fully exploit the potential of the CPS technology. Furthermore, the process only allows using NMOS transistors inside the pixels, unless parasitic charge collection occurs. To adapt the sensors to requirements of upcoming applications, a more advanced manufacturing technology had to be considered, based on a 0.18 µm feature size.
Toward an extension of application domains
It is only since the last few years that semi-conductor industry offers a 0.18 µm (imaging) process featuring manufacturing parametres expected to be well suited to subatomic physics experiments. Besides the benefits coming from the feature size, the technology offers 6 to 7 metallisation layers and a deep P-well option allowing for PMOS transistors inside the in-pixel micro-circuitry. Moreover, the epitaxial layer resistivity may amount to several kΩ · cm. All these new features are expected to improve significantly the global performances of CPS and to make them reach the signal processing capability and radiation hardness required by several projects motivating their R&D (CBM at FAIR, ALICE-ITS upgrade, SuperB, ILD [2] for ILC, etc.).
Another interesting feature offered by this technology is stitching, which allows for sensors with multi-reticule dimensions. The AIDA (EU-FP7 WP 9.3) project [4] , which is supposed to provide a large area beam telescope coupled to a target and a vertex detector sector, will fully benefit from this progress. It will also allow testing the double-sided ladders described in the next section.
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Mechanical integration and material budget
In ordre tu fully exploit the advantages of CPS, great care is to be given to their system integration. The PLUME (Pixelated Ladder with Ultra low Material Embedding) project [5] has been initiated in order to establish a proof of principle of a CPS based double-sided ladder for the ILD vertex detector [2] . It consists in realising a ladder populated with 6, 50 µm thin, CPS on each side, connected to a low mass flex cable and supported by a silicon carbide foam (see figure 2) . The full ladder features 8.4 Million pixels read out in ∼ 100 µs, resulting into ≃ 80 Mbits/s. The material budget reached by this first prototype is ≃ 0.6% X 0 on the active area. The ladder will be tested at the CERN-SPS with minimum ionising particles in November 2011. A second generation prototype, nearly twice thinner, is being designed, using a narrower flex and a lower mass support. It will feed the AIDA project component studying the added value of ultra-light double-sided ladders.
